						Comple	te if Known				
		Application Number									
	RMATION DISCLOSURE	[Filing Date								
	EMENT BY APPLICANT	First Named Inventor			Marius K. Orlowski						
ļ			Group Art Unit					·			
(use as r	s necessary)	[Examiner Name								
Sheet	1	of 1	Attorney Docket Number		SC13240TP						
			U.S. PAT	ENT DOCUM	AFNTS			<u> </u>			
Examiner				ication Date Name of Patentee or		e of Patentee or A	Applicant Pages, Columns, Lines, Wi		elevant		
Initials*		Number -Kind Code ² (if known)		DD-YYYY		of Cited Document		Passages or Relevant Figures App			
143	AA	US -2003/0201505 A1	10-30-	2003	3 KURATA						
71.	AB	US -6,646,326 B1	11-11-	2003	KIM						
	AC	US -6,645,840 B2	11-11-	2003	GRIDER						
	AD	US -6,624,483 B2	09-23-	2003	003 KURATA						
1/83	AE	US -5,834,817	11-10-	1998							
		US-						1			
	-	US -									
		US -					1				
			DEICN D	ATENT DOC	IMENT						
Examine	Cite No. 1	Foreign Patent Document		Publication		Name of Pa	tentee or	Pages, Columns, Lines,	T 6		
f Initials*	GRE NO.	Country Code ³ Number ⁴ Kind Code known)									
no	AF	PT WO 00/34984		06-15-2	000	CHU					
									<u> </u>		
ļ				 		 		 	-		
ļ	ļ							 	 -		
<u> </u>	 					 		 	 		
	L	ם אחא	ATENT !!	TERATION	DOCUM	IENTS		<u> </u>	L		
NON PATENT LITERATURE DOCUMENTS Examiner Initials* Cite No. 1 Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.									Ţ2		
AG PIDIN et al., "A Notched Metal Gate MOSFET for sub-0.1 µm Operation," IEEE, pp. 29.1.1 – 29.1.4 (2								pp. 29.1.1 – 29.1.4 (2000).			
AH GHANI et al., "100 nm Gate Length High Performance/Low Power CMOS Transistor Structure											
			99-415, pp. 17.1.1 – 17.1.4 (1999).								
	l Al	SKOTNICKI et al., "Well-controlled, Selectively Under-Etched Si/SiGe gates for RF and High Performance									

	- 7/ //				/	
Examiner Signature	When	4//1/	Date Consider	ed 09/	28/	05
EXAMINER: Initial if	reterence considered, who	ether or not citation to in confo	rmance with MPEP 609. Draw line through citation,	il not in conformance and not	considered/ ln	nclude copy of this form with

VLSI TECHNOLOGY DIGEST OF TECHNICAL PAPERS, pp. 66-67.

INTEGRATED-CIRCUIT TECHNOLOGY PROCEEDINGS, pp. 539-542.

VLSI TECHNOLOGY DIGEST OF TECHNICAL PAPERS, pp. 35-36.

157.

AJ

AK

ΑL

CMOS," IEEE 2000 SYMPOSIUM ON VLSI TECHNOLOGY DIGEST OF TECHNICAL PAPERS, pp. 156-

NAKAI et al., "A 100 nm CMOS Technology with Sidewall Notched 40 nm Transistors and SiC-Capped

Cu/VLK Interconnects for High Performance Microprocessor Applications," IEEE 2002 SYMPOSIUM ON

WU et al., "Notched Sub-100 nm Gate MOSFETs for Analog Applications," IEEE 2001 SOLID-STATE AND

PIDIN et al., "Experimental and Simulation Study on Sub-50 nm CMOS Design," 2001 SYMPOSIUM ON

* Unique citation designation number. * See Kinds of U.S. Patent Documents. * Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). * For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. * Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. * Applicant is to place a check mark here if English Language Translation is attached.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.